Performance Evaluation of Parallel Packet-Processing Architectures Using SystemC-based Modeling and Refinement (Berichte aus der Elektrotechnik)
Item #: 259399970

Performance Evaluation of Parallel Packet-Processing Architectures Using SystemC-based Modeling and Refinement (Berichte aus der Elektrotechnik)

Item #: 259399970

XOF 235157

Price Details

Excluding Shipping & Custom charges ( Shipping and custom charges will be calculated on checkout )

*All items will import from TR

0 ratings Write a review
In stock
tr Imported from Turkey store

QTY:

Only 3 items left in stock.
Order now and get it around Sunday, November 08
Our Top Logistics Partners
  • fedex
  • dhl
Show More
fast shipping

Fast
Shipping

free return

Free
Return*

secure packaging

Secure Packaging

100% original products

100% Original Products

pci-dss

PCI DSS Compliance

iso certified

ISO 27001 Certified


paypal payment
visa payment
mastercard payment
Note: Step Down Voltage Transformer required for using electronics products of TURKEY store (230 V). Recommended power converters Buy Now.

Product Details

Shop Performance Evaluation of Parallel Packet-Processing Architectures Using SystemC-based Modeling and Refinement (Berichte aus der Elektrotechnik) online at a best price in Mali. 3832258825
  • Network nodes, such as broadband access components, are facing new design challenges due to recent trends in applications and technologies. Stringent constraints on platform costs, performance, and power dissipation increasingly require novel programmable application-specific multi-processor architectures to be deployed. Early design space exploration is required to build a proper hardware platform. Multiple processing elements and on-chip interconnects need to be integrated. As complexity grows there is a demand to efficiently evaluate the performance of the complete system. Due to the complexity and heterogeneity it is no longer feasible to start with a model at the register-transfer level. Abstractions must be found to allow performance evaluation even in the concept phase of the design flow.A system-level performance evaluation framework is required to explore multi-processor architectures and to quantitatively evaluate different design alternatives. Due to a lack of these frameworks, today’s architectures exhibit overprovisioning of resources instead of configurability in general or reconfigurability at run-time. This leads to systems that are either designed too pessimistically in order to meet all traffic requirements or too optimistically due to inaccurate approximations of resource utilizations caused by non-deterministic real-life workload.Multi-processor architectures can address non-deterministic workload by reconfigurability that can be expressed, e. g., by load balancing. Thereby, workload is distributed among a number of processing resources. Several approaches exist to exploit load balancing of computing resources within a System-on-Chip (SoC). However, complex network nodes consist of several SoCs and their complexity prevents a quantitative evaluation of system-level load balancing at low abstractions.The above issues are concerned with two main contributions that can be summarized as follows:1. A system-level performance evaluation framework, named SystemQ, isintroduced that provides a high abstraction, i. e. performance abstraction. SystemQ is based on queuing theory and implemented using SystemC. It therefore provides modeling at multiple abstractions and enables a refinement path between these abstractions. 2. A disciplined approach to system-level load balancing in systems consisting of several systems-on-chip is motivated. The advantages of this approach are compared quantitatively with SoC-local load balancing by using the SystemQ framework.This thesis reveals how to use the performance evaluation framework in order to efficiently model and simulate load balancing of multi-SoC platforms. The results of this work will eventually influence the design of future SoC platform architectures by means of improved performance and economical deployment of resources. Daha fazla göster
YayıncıShaker
Yayınlanma Tarihi1 Şubat 2007
Baskı1.
Dilİngilizce
ISBN-103832258825
ISBN-13978-3832258825
Boyutlar14.9 x 1.4 x 20.9 cm

Product Description

Performance Evaluation of Parallel Packet-Processing Architectures Using SystemC-based Modeling and Refinement (Berichte aus der Elektrotechnik)

Have any Query? Chat with us

Customer Questions & Answers

  • Question: How to Shop Performance Evaluation of Parallel Packet-Processing Online From Ubuy?

    Answer: It’s easy to shop Performance Evaluation of Parallel Packet-Processing online from Ubuy. You just have to search for the product, choose your shipping method while checking out and get it delivered to your location.
  • Question: Is Performance Evaluation of Parallel Packet-Processing Available to Shop Online in Mali?

    Answer: Yes, at Ubuy Mali this product is available for you to shop at a reasonable price. The Performance Evaluation of Parallel Packet-Processing is not available locally but you can trust us with our express shipping services.
  • Question: How Long Does It Take to Get Product After Placing the Order?

    Answer: The delivery time of your ordered product varies as per what you've ordered and the shipping method that you've chosen. The estimated delivery time is mentioned during the checkout process, so be carefree while shopping.

İngilizce Baskı Sören Sonntag Format: Kağıt Kapak Editorial Review

No editorial reviews found

Customer Reviews & Ratings

5.0
1 customers ratings
  • 5 Star
    100%
  • 4 Star
    0%
  • 3 Star
    0%
  • 2 Star
    0%
  • 1 Star
    0%

Review this product

Share your thoughts with other customers

Product Price History

Important information

  • Limitations : For products shipped internationally, please note that any manufacturer warranty may not be valid; manufacturer service options may not be available; product manuals, instructions, and safety warnings may not be in destination country languages; the products (and accompanying materials) may not be designed in accordance with destination country standards, specifications, and labeling requirements; and the products may not conform to destination country voltage and other electrical standards (requiring use of an adapter or converter if appropriate). The recipient is responsible for assuring that the product can be lawfully imported to the destination country. When ordering from Ubuy or its affiliates, the recipient is the importer of record and must comply with all laws and regulations of the destination country.
  • Not all the products listed on Ubuy are for sale, as Ubuy is a global search engine. Products are subject to export/trade regulations.